Abstract-The general function of a multilevel inverter is to synthesize a desired output voltage from several levels of dc voltages as inputs. In order to increase the steps in the output voltage, a new H-bridge topology is recommended which benefits from a series connection of several sub-multilevel inverters. In addition, for producing an output voltage with a constant number of steps, there are different configurations with a different number of components. In this paper, the optimal structures for H-bridge topology are investigated for various objectives such as minimum number of switches and dc voltage sources and minimum standing voltage on the switches for producing the maximum output voltage steps. Two new algorithms for determining the dc voltage sources magnitudes have been proposed. Finally, in order to verify the theoretical issues, simulation results for 25 level inverter with a maximum output voltage of 120V are presented.
I. INTRODUCTION
The concept of utilizing multiple small voltage levels to perform power conversion was carried over thirty years ago [1] [2] [3] . The advantages include enriched power quality, less electro-magnetic compatibility, low switching losses and high voltage blocking capability [4] . Three bench mark topologies namely cascaded diode clamped and flying capacitor multilevel inverter have been came into existence in the past four decades [12] . Baker et al patented the cascaded H-bridge and diode clamped structures in 1975 and 1980. It utilizes isolated dc sources or a bank of series capacitors to split the dc bus voltage to create higher power quality [3] [5] . In Mixedlevel hybrid multilevel cells [13] , the H-bridge cells of the cascaded leg are substituted with diode-clamped or flyingcapacitors [6] . To reduce the number of separate dc sources for high-voltage high-power applications, new configurations have also been presented [14] [15] . Recently, several multilevel converter topologies have been developed [18] [20] . The cascaded H-bridge inverter is a very modular solution based on a widely commercialized product [7] [26] . This has a good effect on the reliability and maintenance of the system since the cells have high availability, intrinsic reliability and a relatively low cost. Unfortunately, the inverters do have some disadvantages [16] . One particular disadvantage is the greater number of power semiconductor switches needed. Although, lower voltage rated switches can be utilized in a cascaded multilevel converter, each switch requires a related gate driver and protection circuits [24] . This may cause the overall system to be more expensive and complex. The topology consists of series connected sub-multilevel inverter blocks using HBridge Inverters [8] . In this topology, the modulation strategies and the structures of the different cells and the required switches are the same [10] . Thus, in order to reduce the cost of the inverter, it is necessary to introduce an optimal structure with the minimum number of components. In this paper, in order to generate all the steps (odd and even) at the output voltage, two new procedures for calculating the magnitudes of the required dc voltage sources are proposed [9] . In addition, this paper proposes an optimal structure for this type of multilevel converter with a high number of steps associated with a low number of power switches and dc voltage sources [25] . This results in a reduction in cost for the converter [11] . Finally, this paper includes a design example of a multilevel inverter. 
II. CASCADED H BRIDGE INVERTER
The basic unit for the multilevel inverter showing in Fig .1 consists of a dc voltage source (with a voltage equal to V dc ) with four unidirectional switches. It is noted that three levels can be achieved for V o using the basic unit shown in Fig. 1 and it can be extended as sub-multilevel structure is also illustrated in Fig. 2 . The basic units in series can increase the possible values of V o . If n dc voltage sources are used in the extended with k basic units in series as shown in Fig. 2 , then the number of output voltage steps (N step ) and switches (N switch ) are given by the following equations, respectively:
III. PROPOSED ALGORITHIMS FOR THE DETERMINATION OF MAGNITUDES OF dc VOLTAGE SOURCES
As mentioned previously, to determine the values of the dc voltage sources, an algorithm is required to utilize a lower number of dc voltage sources and power switches.
A. First Proposed Algorithm
In this algorithm, it is proposed that the values for all of the dc voltage sources for generating odd and even steps can be calculated using the following relationships: Second Stage: (16) Let the position of cell be l, the total number of dc sources in cell be n i and the total number of stages be m.
IV. OPTIMAL STRUCTURES BASED ON THE TOPOLOGY PROPOSED
For a constant number of dc voltage sources and their possible arrangements in different stages, it is possible to obtain a different number of steps at the output voltage utilizing a different number of power switches [17] . For example with four dc voltage sources and 16 power switches, if there are two dc voltage sources in the first stage and one in the second stage, the number of steps at the output will be 15. While using two dc voltage sources in each stage and utilizing the same number of power switches the output steps will be equal to 25 [19] . By utilizing more dc voltage sources, the repetition of such states will grow [21] . There is a great variety of configurations for a constant number of dc voltage sources. Therefore, to choose the optimal structure for a special state because this ability leads to a reduction in the size, weight and cost of the converter [22] . Considering the great variety of existing configurations, the optimal structures are proposed in the following sections.
a. Optimal Structure for the Minimum Number of Switches with a Constant Number of dc Voltage Sources
The question concerning the proposed structure is that if the number of dc voltage sources (N capacitor ) is constant, which topology can provide a minimum number of switches (N switch ). Considering (6), the number of switches is given in (7), 
Suppose a converter consists of a series of m stages each with n i (i = 1, 2, …… ,m) dc voltage sources as shown in Fig. 2 . The number of switches is given by (9) . Considering, the number of output steps is given as follows: (20) Using the method of the lagrange multipliers, such problems can be solved. For this method, the cost function is defined as follows
In the above equation, λ is the lagrange multiplier and the function g is as follows 0    cte N g step (22) According to the method of the lagrange multipliers, the minimum number of switches can be calculated by solving the following equations
The above equations can be rewritten as follows 0 ...... , The above equation denotes that in order to use the minimum number of switches for producing the maximum number of voltage steps, the number of switches must be the same in all stages. Substituting (18) into (5) and (8) 
The above equations can be written as 
VI. SIMULATION RESULTS
To show the performance of the multilevel inverter, using proposed algorithm, the multilevel inverter shown in Fig.2 is simulated using MATLAB R2010b. Several modulation strategies have been reported for multilevel Inverters [23] [24] [25] [26] [27] . In this paper, the multicarrier PWM (MCPWM) switching technique is employed to verify the feasibility of the proposed optimal structures for the topology depicted in Fig. 2 . For simulation analysis, 2 cells per stage and 2 stages are chosen. The input cell voltages have been calculated using the proposed optimal structures are V 1, 1 = V 2, 1 =10V and V 1, 2 = V 2, 2 =50V and R-L load (R = 100 and L = 55mH). Fig. 3 shows the simulation results for the output voltage and current for 25 level respectively. Therefore, the amplitude of the output voltage is found to be 84.27V. The amplitude of the output current obtained from simulation is 1A. The THDs of the output voltage and current based on the simulation are 4.18% and 2.55%, respectively. 
VIII. CONCLUSION
In this paper, two new algorithms for the determination of the magnitudes of dc voltage sources have been proposed for the cascaded H-bridge topology. It was shown that the structure consisting of units with two dc voltage sources is the best case to keep the minimum number of switches for a certain number of voltage steps.
